# Low Output Voltage, Ultra-Fast 2.0 A Low Dropout Linear Regulator with Enable

The NCP5662/NCV5662 is a high performance, low dropout linear regulator designed for high power applications that require up to 2.0 A current. It is offered in both fixed and adjustable output versions. With output voltages as low as 0.9 V and ultra-fast response times for load transients, the NCP5662/NCV5662 also provides additional features such as Enable and Error Flag (for the fixed output version), increasing the utility of these devices. A thermally robust, 5 pin D²PAK or DFN8 package, combined with an architecture that offers low ground current (independent of load), provides for a superior high-current LDO solution.

#### **Features**

- Ultra-Fast Transient Response (Settling Time: 1–3 μs)
- Low Noise Without Bypass Capacitor (26 μV<sub>rms)</sub>
- Low Ground Current Independent of Load (3.0 mA Maximum)
- Fixed/Adjustable Output Voltage Versions
- Enable Function
- Error Flag (Fixed Output Version)
- Current Limit Protection
- Thermal Shutdown Protection (160°C)
- 0.9 V Reference Voltage for Ultra-Low Output Operation
- Power Supply Rejection Ratio > 65 dB
- NCV Prefix for Automotive and Other Applications Requiring Site and Change Controls
- These are Pb-Free Devices

### **Applications**

- Servers
- ASIC Power Supplies
- Post Regulation for Power Supplies
- Constant Current Source
- Networking Equipment
- Gaming and STB Modules



## ON Semiconductor®

http://onsemi.com

# MARKING DIAGRAMS AND PIN ASSIGNMENTS





Tab = GND Pin 1 = EN  $2 = V_{in}$  3 = GND  $4 = V_{out}$  5 = ADJ/EF



#### DFN8 MN SUFFIX CASE 488AF



**Adjustable Version** 

#### **Fixed Version**

Pin 1 = EF	Pin 1 = ADJ
2 = GND	2 = GND
3 = N/C	3 = N/C
4 = EN	4 = EN
5, $6 = V_{in}$	5, $6 = V_{in}$
7, 8 = $V_{out}$	$7 = V_{out}$
	8 = N/C

x = P or V

= A for Adjustable Version
B for Fixed 1.5 V Version
C for Fixed 3.3 V Version
D for Fixed 1.2 V Version
E for Fixed 1.8 V Version
F for Fixed 2.5 V Version
G for Fixed 2.8 V Version
H for Fixed 3.0 V Version

A = Assembly Location

L = Wafer Lot Y = Year WW = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

## **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.

1




FIGURE 1. Typical Application Schematic, Fixed
Output




Figure 2. Typical Application Schematic, Adjustable Output

## PIN FUNCTION DESCRIPTION

Pin Adj/Fixed	Pin Adj/Fixed		
D <sup>2</sup> PAK	DFN8	Pin Name	Description
1	4	EN	Enable. This pin allows for on/off control of the regulator. To disable the device, connect to Ground. If this function is not in use, connect to $V_{\rm in}$ .
2	5, 6*	V <sub>in</sub>	Positive Power Supply Input Voltage
3, TAB	2	GND	Power Supply Ground
4	7, 8	$V_{out}$	Regulated Output Voltage
5	1	ADJ (Adjustable Version)	This pin is connected to the resistor divider network and programs the output voltage.
5	1	EF (Fixed Version)	An Error Flag is triggered when the output voltage is out of regulation excluding transient signals that may occur. Requires a pullup resistor $\approx$ 100 k $\Omega$ .
=	3, 8	Pin 3 N/C on Fixed & ADJ Version while Pin 8 N/C on ADJ Version only	No connection. True no connect. PCB runs allowable.
-	EPAD	EPAD	Exposed thermal pad should be connected to ground.

<sup>\*</sup>Pins 5 and 6 must be connected together externally for output current full range operation.




Figure 3. Block Diagram, Fixed Output




Figure 4. Block Diagram, Adjustable Output

### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V <sub>in</sub>	18	V
Output Pin Voltage	V <sub>out</sub>	-0.3 to (Vin +0.3)	V
Adjust Pin Voltage	$V_{ADJ}$	-0.3 to (Vin +0.3)	V
Enable Pin Voltage	V <sub>EN</sub>	-0.3 to (Vin +0.3)	V
Error Flag Voltage	V <sub>EF</sub>	-0.3 to (Vin +0.3)	V
Error Flag Current	I <sub>EF</sub>	3.0	mA
Maximum Junction Temperature	T <sub>J(max)</sub>	150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

NOTE: This device series contains ESD protection and exceeds the following tests:

Human Body Model (HBM), Class 3A, 2000 V

Machine Model (MM), Class C, 200 V

Charge Device Model (CDM), Class IV, 2000 V.

1. Refer to Electrical Characteristics and Application Information for Safe Operating Area.

#### THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, D <sup>2</sup> PAK (Notes 1 and 2) Thermal Resistance, Junction-to-Ambient Thermal Resistance, Junction-to-Case Thermal Reference, Junction-to-Lead	R <sub>θJA</sub> R <sub>θJC</sub> R <sub>ΨJL</sub>	45 5.0 7.0	°C/W
Thermal Characteristics, DFN8 (Notes 1 and 2) Thermal Resistance, Junction-to-Ambient Thermal Reference, Junction-to-Lead (Note 3)	R <sub>θJA</sub> R <sub>ΨJL</sub>	78 14	°C/W

<sup>2.</sup> As measured using a copper heat spreading area of 1 sq in copper, 1 oz copper thickness.

## **OPERATING RANGES**

Rating	Symbol	Value	Unit
Operating Input Voltage (Note 1)	V <sub>in</sub>	(V <sub>out</sub> +V <sub>DO</sub> ), 2 to 9 (Note 4)	V
Operating Ambient Temperature Range NCP5662 NCV5662	T <sub>A</sub>	-40 to +85 -40 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	−55 to +150	°C

<sup>4.</sup> Minimum  $V_{in} = (V_{out} + V_{DO})$  or 2 V, whichever is higher.

**ELECTRICAL CHARACTERISTICS** ( $V_{in} = V_{out} + 1.5 \text{ V}$ , for typical values  $T_A = 25^{\circ}\text{C}$ , for min/max values  $T_A = -40^{\circ}\text{C}$  to 85°C (NCP version),  $T_A = -40^{\circ}\text{C}$  to 125°C (NCV version),  $T_{in} = C_{out} = 150 \text{ } \mu\text{F}$  unless otherwise noted. (Note 5))

Characteristic		Min	Тур	Max	Unit
ADJUSTABLE OUTPUT VERSION					
Output Noise Voltage	V <sub>n</sub>	_	26	_	$\mu V_{rms}$
Output Voltage $T_{A} = 25^{\circ}\text{C (V}_{in} = \text{V}_{out} + 1.5 \text{ V to 7.0 V, I}_{out} = 10 \text{ mA to 2.0 A)}$ $T_{A} = -20 \text{ to } + 125^{\circ}\text{C (V}_{in} = \text{V}_{out} + 1.5 \text{ V to 7.0 V, I}_{out} = 10 \text{ mA to 2.0 A)}$ $T_{A} = -40 \text{ to } + 150^{\circ}\text{C (V}_{in} = \text{V}_{out} + 1.5 \text{ V to 7.0 V, I}_{out} = 10 \text{ mA to 2.0 A)}$		(-1%) (-1.5%) (-2%)	- 0.9 -	(+1%) (+1.5%) (+2%)	V
Adjustable Pin Input Current	I <sub>ADJ</sub>	-	40	-	nA
Line Regulation (I <sub>out</sub> = 10 mA, V <sub>out</sub> +1.5 V < V <sub>in</sub> < 7.0 V)	REG <sub>line</sub>	-	0.03	-	%
Load Regulation (10 mA < I <sub>out</sub> < 2.0 A)	REG <sub>load</sub>	-	0.03	-	%
Dropout Voltage (I <sub>out</sub> = 2.0 A)	$V_{DO}$	-	1.0	1.3	V
Peak Output Current Limit		2.0	-	-	Α
Internal Current Limitation		-	3.0	-	Α
Ripple Rejection (120 Hz) Ripple Rejection (1 kHz)		- -	70 65	- -	dB
Ground Current  I <sub>out</sub> = 2.0 A Disabled State	I <sub>GND</sub> I <sub>GND(DIS)</sub>	- -	1.3 10	3.0 300	mA μA
Enable Input Threshold Voltage  Voltage Increasing, On state, Logic High  Voltage Decreasing, Off state, Logic Low	V <sub>EN</sub>	1.3 -	- -	- 0.3	V
Enable Input Current $ \mbox{Enable Pin Voltage} = 0.3 \ \mbox{V}_{max} $ $ \mbox{Enable Pin Voltage} = 1.3 \ \mbox{V}_{min} $	I <sub>EN</sub>		0.5 0.5	- -	μΑ

Performance guaranteed over specified operating conditions by design, guard banded test limits, and/or characterization, production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

**ELECTRICAL CHARACTERISTICS** ( $V_{in} = V_{out} + 1.5 \text{ V}$ , for typical values  $T_A = 25^{\circ}\text{C}$ , for min/max values  $T_A = -40^{\circ}\text{C}$  to 85°C (NCP version),  $T_A = -40^{\circ}\text{C}$  to 125°C (NCV version),  $C_{in} = C_{out} = 150 \ \mu\text{F}$  unless otherwise noted. (Note 6))

Characteristic	Symbol	Min	Тур	Max	Unit	
FIXED OUTPUT VOLTAGE						
Output Noise Voltage (V <sub>out</sub> = 0.9 V)	V <sub>n</sub>	-	26	-	$\mu V_{rms}$	
Output Voltage (Note 7) $T_A = 25^{\circ}\text{C (V}_{in} = \text{V}_{out} + 1.5 \text{ V to 7.0 V, I}_{out} = 10 \text{ mA to 2.0 A)} $ $T_A = -20 \text{ to } +125^{\circ}\text{C (V}_{in} = \text{V}_{out} + 1.5 \text{ V to 7.0 V, I}_{out} = 10 \text{ mA to 2.0 A)} $ $T_A = -40 \text{ to } +150^{\circ}\text{C (V}_{in} = \text{V}_{out} + 1.5 \text{ V to 7.0 V, I}_{out} = 10 \text{ mA to 2.0 A)} $	V <sub>out</sub>	(-1%) (-1.5%) (-2%)	V <sub>out(nom)</sub>	(+1%) (+1.5%) (+2%)	V	
Line Regulation ( $I_{out}$ = 10 mA, $V_{out}$ +1.5 V < $V_{in}$ < 7.0 V)	REG <sub>line</sub>	-	0.03	-	%	
Load Regulation (10 mA < I <sub>out</sub> < 2.0 A)	REG <sub>load</sub>	-	0.2	-	%	
Dropout Voltage (I <sub>out</sub> = 2.0 A)	$V_{DO}$	-	1.0	1.3	V	
Peak Output Current Limit	I <sub>out(peak)</sub>	2.0	-	-	Α	
Internal Current Limitation	I <sub>LIM</sub>	-	3.0	-	Α	
Ripple Rejection (120 Hz) Ripple Rejection (1 kHz)	RR	- -	70 65	- -	dB	
Ground Current $I_{out} = 2.0 \; \text{A} \\ \text{Disabled State}$	I <sub>GND</sub> I <sub>GND(DIS)</sub>	- -	1.3 30	3.0 300	mA μA	
Enable Input Threshold Voltage  Voltage Increasing, On state, Logic High  Voltage Decreasing, Off state, Logic Low	V <sub>EN</sub>	1.3	- -	- 0.3	V	
Enable Input Current $ {\rm Enable\ Pin\ Voltage} = 0.3\ {\rm V}_{max} $ $ {\rm Enable\ Pin\ Voltage} = 1.3\ {\rm V}_{min} $	I <sub>EN</sub>	- -	0.5 0.5	- -	μΑ	
Error Flag Voltage Threshold (Fixed Output)	V <sub>EF(VT)</sub>	91	94	97	% of V <sub>out</sub>	
Error Flag Output Low Voltage Saturation (I <sub>EF</sub> = 1.0 mA)	V <sub>EF(SAT)</sub>	-	200	-	mV	
Error Flag Leakage	I <sub>EF(leakage)</sub>	-	1.0	-	μΑ	
Error Flag Blanking Time (Note 8)	t <sub>EF</sub>	-	50	-	μs	

<sup>6.</sup> Performance guaranteed over specified operating conditions by design, guard banded test limits, and/or characterization, production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
7. Fixed output voltage available at 0.9 V per request.
8. Can be disabled per customer request.

### **TYPICAL CHARACTERISTICS**

(Typical characteristics were measured with the same conditions as electrical characteristics, unless otherwise noted)




Figure 5. Dropout Voltage vs. Temperature




Figure 6. 1.5 V Dropout Voltage vs. Output Current

3.5 SC, SHORT CIRCUIT LIMIT (A) 3.25 2.75 2.5 2.25 -25 75 100 125 150 -50 50 T<sub>A</sub>, AMBIENT TEMPERATURE (°C)

IGND, GROUND CURRENT (mA) 3.0 2.5 2.0 1.5 1.0 0.5 0 -25 50 75 100 125 150 -50


3.5

Figure 8. Ground Current vs. Temperature

 $T_A$ , AMBIENT TEMPERATURE (°C)

Figure 9. Short Circuit Current Limit vs. **Temperature** 


#### TYPICAL CHARACTERISTICS



3.4 3.0 V<sub>out</sub>, OUTPUT VOLTAGE (V) 2.6 2.2 1.8 1.4  $I_{out} = 10 \text{ mA}$ 1.0  $C_{in} = 150 \mu F$ 0.6  $C_{out} = 1.0 \text{ to } 150 \mu\text{F}$ T<sub>A</sub> = 25°C 0.2 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 V<sub>in</sub>, INPUT VOLTAGE (V)

Figure 10. 1.5 V Output Voltage vs. Input Voltage

Figure 11. 3.3 V Output Voltage vs. Input Voltage






Figure 12. 1.5 V Output Voltage vs. Output Load Current

Figure 13. 3.3 V Output Voltage vs. Output Load Current




Figure 14. Output Current vs. Input-Output
Voltage Differential





Figure 15. Ripple Rejection vs. Frequency

## **TYPICAL CHARACTERISTICS**

100







Figure 16. Noise Density vs. Frequency

Figure 17. Noise Density vs. Frequency

#### **TYPICAL CHARACTERISTICS**



#### APPLICATION INFORMATION

The NCP5662 is a high performance low dropout 2.0 A linear regulator suitable for high power applications, featuring an ultra–fast response time and low noise without a bypass capacitor. It is offered in both fixed and adjustable output versions with voltages as low as 0.9 V. Additional features, such as Enable and Error Flag (fixed output version) increase the utility of the NCP5662. It is thermally robust and includes the safety features necessary during a fault condition, which provide for an attractive high current LDO solution for server, ASIC power supplies, networking equipment applications, and many others.

#### **Input Capacitor**

The recommended input capacitor value is a 150  $\mu F$  OSCON with an Equivalent Series Resistance (ESR) of 50 m $\Omega$ . It is especially required if the power source is located more than a few inches from the NCP5662. This capacitor will reduce device sensitivity and enhance the output transient response time. The PCB layout is very important and in order to obtain the optimal solution, the Vin and GND traces should be sufficiently wide to minimize noise and unstable operation.

#### **Output Capacitor**

Proper output capacitor selection is required to maintain stability. The NCP5662 is guaranteed to be stable at an output capacitance of,  $C_{out} > 10~\mu F$  with an ESR  $< 300~m\Omega$  over the output current range of 10 mA to 2.0 A. For PCB layout considerations, place the recommended ceramic capacitor close to the output pin and keep the leads short. This should help ensure ultra–fast transient response times.

## **Adjustable Output Operation**

The application circuit for the adjustable output version is shown in Figure 2. The reference voltage is 0.9 V and the adjustable pin current is typically 40 nA. A resistor divider network, R1 and R2, is calculated using the following formula:




Figure 24. To achieve the minimum output voltage, ADJ to V<sub>out</sub> has to be connected together

#### **Current Limit Operation**

As the peak output current increases beyond its limitation, the device is internally clampled to 3.0 A, thus causing the output voltage to decrease and go out of regulation. This allows the device never to exceed the maximum power dissipation.

#### **Error Flag Operation**

The Error Flag pin on the NCP5662 will produce a logic Low when it drops below the nominal output voltage. Refer to the electrical characteristics for the threshold values at which point the Error Flag goes Low. When the NCP5662 is above the nominal output voltage, the Error Flag will remain at logic High.

The external pullup resistor needs to be connected between  $V_{in}$  and the Error Flag pin. A resistor of approximately  $100~k\Omega$  is recommended to minimize the current consumption. No pullup resistor is required if the Error Flag output is not being used.

## **Thermal Consideration**

The maximum package power dissipation is:

$$P_{D} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA}}$$

The bipolar process employed for this IC is fully characterized and rated for reliable 18 V operation. To avoid damaging the part or degrading it's reliability, power dissipation transients should be limited to under 30 W for D<sup>2</sup>PAK. For open–circuit to short–circuit transient,

 $P_{DTransient} = V_{in(operating max)} * I_{SC}$ 




Figure 25. DFN8 Thermal Resistance vs. Copper Area




Figure 26. Test Board used for Evaluation


## **ORDERING INFORMATION**


Device	Nominal Output Voltage	Package	Shipping†		
NCP5662DSADJR4G	Adj (Pb-Free)				
NCP5662DS12R4G	Fixed, 1.2 V (Pb-Free)				
NCP5662DS15R4G	Fixed, 1.5 V (Pb-Free)				
NCP5662DS18R4G	Fixed, 1.8 V (Pb-Free)				
NCP5662DS25R4G	Fixed, 2.5 V (Pb-Free)	D2DA14	0007		
NCP5662DS28R4G	Fixed, 2.8 V (Pb-Free)	D <sup>2</sup> PAK	800/Tape & Reel		
NCP5662DS30R4G	Fixed, 3.0 V (Pb-Free)				
NCP5662DS33R4G	Fixed, 3.3 V (Pb–Free)				
NCV5662DSADJR4G	Adj (Pb-Free)				
NCV5662DS15R4G	Fixed, 1.5 V (Pb-Free)				
NCP5662MNADJR2G	Adj (Pb-Free)				
NCP5662MN15R2G	Fixed, 1.5 V (Pb-Free)	DFN8	3000/Tape & Reel		
NCP5662MN33R2G	Fixed, 3.3 V (Pb-Free)				


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **PACKAGE DIMENSIONS**

## D<sup>2</sup>PAK 5-LEAD CASE 936AA-01 **ISSUE B**










### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### NOTES:

- NOTES:

  1. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.


  3. PACKAGE OUTLINE EXCLUSIVE OF MOLD FLASH AND METAL BURR.

  4. PACKAGE OUTLINE EXCLUSIVE OF PLATING THICKNESS.

  5. FOOT LENGTH MEASURED AT INTERCEPT POINT BETWEEN DATUM A AND LEAD SURFACE.

	INCHES		MILLIM	IETERS		
DIM	MIN	MAX	MIN	MAX		
Α	0.396	0.406	10.05	10.31		
В	0.330	0.340	8.38	8.64		
С	0.170	0.180	4.31	4.57		
D	0.026	0.035	0.66	0.91		
Е	0.045	0.055	1.14	1.40		
G	0.06	7 BSC	1.70	DBSC		
Н	0.539	0.579	13.69	14.71		
K	0.055	0.066	1.40	1.68		
L	0.000	0.010	0.00	0.25		
M	0.098	0.108	2.49	2.74		
N	0.017	0.023	0.43	0.58		
Р	0.058	0.078	1.47	1.98		
R	0 °	8 °	0 °	8 °		
S	0.095	0.105	2.41	2.67		
U	0.296	0.304	7.52	7.72		
U1	0.265	0.272	6.72	6.92		
٧	0.296	0.300	7.53	7.63		
V1	0.040	0.044	1.01	1.11		
W	0.0	10	0.25			

#### PACKAGE DIMENSIONS



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

The products described herein (NCP5662/NCV5662), may be covered by one or more of the following U.S. patents: 5,920,184; 5,834,926. There may be other patents pending.

Phone: 81-3-5773-3850

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

# LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative